Abstract-In logic simulation, we often have to evaluate logic functions in the presence of unknown inputs. However, the naive method often produces incorrect values. In these cases, we can produce correct values by evaluating regular ternary logic functions instead of switching functions. This paper proposes a realization of regular ternary logic functions by using double-rail logic. This implementation requires 0 ( 2 " / n ) logic cells, and O ( n ) time to simulate an nvariable logic function. We showed an FPGA realisation that is about 100 times faster than software simulation.
I. INTRODUCTION
In logic simulation, we often have to evaluate logic functions in the presence of unknown inputs. For example, if some inputs do not affect the outputs, w e want to retain the inputs as unknown not 0's or 1's as is common. In such a case, a naive method often produces incorrect values, or simulation takes too long for large networks. It is known that correct values are obtained by evaluating the regular ternary functions (RT functions) derived from the given two-valued logic function [3] .
BDD( binary decision diagram)-based simulators are faster than conventional ones [l, 21 . However, the evaluation time increases exponentially when we evaluate the functions in the presence of unknown inputs [4] . Kleene-TDDs presented by Jennings[G] evaluate logic functions in the presence of unknown inputs. A Kleene-TDDbased simulator produces correct results very quickly. However, a Kleene-TDD requires a large amount of memor y.
This paper is organized as follows: Section 2 reviews a proposed method to evaluate logic functions in the presence of unknown inputs. Section 3 presents a hardware realization of RT functions using double-rail logic. We show an FPGA realization that is about 100 times faster than software simulation. Section 4 shows preliminary experimental results. We often have to evaluate the value f(Z) for a', where some ai are unknown. In this section, we will review the method to evaluate f in the presence of unknown inputs.
Let T = {0,1, U}, where U denotes the truth value showing an unknown input. Let a' = ( a 1 , a 2 , .
. . ,a,) be a ternary vector, where ai E T. If ai is either 0 or 1 for all i, then a' E B". In this case, f ( Z ) is either 0 or 1. If a; = U for some i , then Z E T" -B". In this case, for some a', f(Z) is either 0 or 1, but for some other a', f ( G ) is undetermined. Therefore, it is convenient to introduce a three-valued logic function, 7 : T" + T, which is derived from f . Let s be the number of U'S in a', then the set A(a') consists of 2" binary vectors. 
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In a gate-level logic simulation, we extend binary log;-ic to ternary logic as shown in Figure 2 .1. This is the Kleenean strong ternary logic [5] . 
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Thus, a naive method produces an incorrect value for this 
A HARDWARE REALIZATION OF R T FUNCTION!;
In this section, we propose a realization of RT functions using double-rail logic. We will review the evaluation method for f in the presence of unknown inputs. 
A. DD-based Evaluation for Logic

I
In this way, the BDD-based simulator evaluates functions by tracing edges from the root node to a terminal node according to the value of each input variable.
In a practical system, the BDD-based simulator generates the code. For example, the code shown in Figure 3 .2 is generated from Figure 3 .l(c). Then, it is compiled, and executed. Some simulators generate native codes directly. Note that the simulators trace n edges for evaluating an n-variable logic function. In the cycle-based simulator using 2P-valued decision diagrams, only n l p edges need to be traced [2] . However, these methods can treat only two values: 0 and 1. To treat U , we have to split U into both 0 and 1, as in Definition 2.2. We can formalize this by introducing the Alignment operation. 
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This means that we have to trace both low and high edges at the node where the input variable is equal to U . In However, the Kleene-TDD requires 0(3"/n) nodes, while the BDD requires 0(2"/n) nodes.
In the next part, we will propose a hardware realization of RT functions. The propagation time of the network is O(n), and the amount of hardware is 0(2n/n). We also show a speedup method by pipelining.
B. Hardware Realization of R T Functions
When we trace the edges of BDDs, if an input variable corresponding to a node label is 0(1), then we go to the low(high) edge. If an input variable corresponding to the node label is U , then we need to evaluate both the low and the high edges, and need to perform alignment operation. Table 3 .1 shows an RT module implementing the operation in Figure 3.3(b) . This module corresponds to a node of BDD (Figure 3.3(a) ). Note that in Table 3 .1, ( l , O ) , (0, l) , and (1,l) represent 0, 1, and U , respectively. Figure 3.4(a) is the AND-OR double-rail logic network for 
YH= f .
When RT functions are implemented by using sum-ofproduct expressions. Theorem 3.3 shows that the total number of products is 2n. However, RT functions can be implemented with O(2" /n) cells of LUT (look-up- 
C. Speedup by Pipelining
We often need simulators that evaluate the outputs not for a single stimulus but for a group of stimuli. By the proposed method, we can achieve a speedup with pipelined RT modules as shown in Figure 3.4(b) . The pipelined RT module consists of one RT module and two D-FFs. In the pipelining network, the number of levels from the root node to terminal nodes must be same. Thus, we may construct the networks from a QROBDD. IV. EXPERIMENTAL RESULTS We presented benchmark functions by shared ROBDDs. The ordering of the inputs variables for BDDs are obtained by heuristic algorithms [ll] . We assumed XIL-INX FPGAs, and mapped RT functions to them by using Foundation Series 1.4 (XILINX tool). Table 4 .1 compares the number of non-terminal nodes in the shared ROBDD, the number of CLBs, and simulation time[nsec/vector]. Simulation time was obtained by a static timing analyzer and a timing simulator (XILINX tool). XC40125XV, which is the biggest FPGA in this experiments, has 4624(68 x 68) CLBs. Since the number of CLBs for each benchmark function is less than 4624, each function is mapped to single FPGA. We acheieved a speed up of 10 over a software simulator that cannot treat unknown inputs [2] , and of 100 over a software simulator that can treat unknown inputs [4] . The use of the pipelining technique will improve the performance.
V. CONCLUSION
This paper showed a method to evaluate logic functions in the presence of unknown inputs. To produce correct values, we computed regular ternary(RT) functions derived from given switching functions. We proposed a realization of RT functions by using double-rail logic. This implementation requires 0(2n/n) logic cells, and O ( n ) time. We showed FPGA realizations are about 100 times faster than software simulation.
